Mitsubishi DS5000TK Guide de l'utilisateur Page 102
- Page / 174
- Table des matières
- MARQUE LIVRES
Noté. / 5. Basé sur avis des utilisateurs
USER’S GUIDE
050396 101/173
102
RPC STATUS REGISTER – STATUS (ADDRESS 0DAH) Figure 12–5
ST7 ST6 ST5 ST4 IAO FO IBF OBF
Bit Description:
RPS.7–4: General purpose status bits that can be written by the DS5001/2 and can be
read by the external host.
Initialization: Cleared when RPCON=0.
Read Access: Can be read by the DS5001/2 and host CPU when RPC mode is invoked.
Write Access: Can be written by the DS5001/2 when RPC mode is invoked.
RPS.3: IA0
Stores the value of the external system A0 for the last DBBIN Write when
a valid write occurs (as determined by the IBF flag).
Initialization: Cleared when RPC=0.
Read Access: Can be read by the DS5001/2 and host CPU when in RPC mode.
Write Access: Automatically written when a valid DBBIN Write occurs. Cannot be written
otherwise.
RPS.2: F0
General purpose flag written by the DS5001/2 and read by the external host.
Initialization: Cleared when RPC=0.
Read Access: Can be read by the DS5001/2 and host CPU when in RPC mode.
Write Access: Can be written by the DS5001/2 when in RPC mode.
RPS.1: IBF
Input Buffer Full Flag is set following a write by the external host, and is
cleared following a read of the DBBIN by the DS5001/2.
Initialization: Cleared when RPC=0.
Read Access: Can be read by the DS5001/2 and host CPU when in RPC mode.
Write Access: Written automatically as part of the RPC communication. Cannot be set by
the application software.
RPS.0: OBF
Output Buffer Full Flag is set following a write of the DBBOUT by the
DS5001/2, and is cleared following a read of the DBBOUT by the external
host.
Initialization: Cleared when RPC=0.
Read Access: Can be read by the DS5001/2 and host CPU when in RPC mode.
Write Access: Written automatically as part of the RPC communication. Cannot be set by
the application software.
- TABLE OF CONTENTS 1
- SECTION 1: INTRODUCTION 2
- SOFTWARE SECURITY 2
- SEPARATE ADDRESS/DATA BUS 2
- LARGE NONVOLATILE MEMORY 3
- IN–SYSTEM LOADING 3
- HIGH RELIABILITY OPERATION 3
- PRODUCT DESCRIPTION 4
- 050396 4/173 5
- SECTION 2: SELECTION GUIDE 6
- 050396 6/173 7
- INTERNAL DATA BUS 8
- INTERNAL ADDRESS BUS 8
- 050396 8/173 9
- Watchdog Timer 10
- Resident Loader ROM 10
- Secure Microcontroller Memory 11
- Organization 11
- Internal Registers 11
- Programmer’s note 12
- Program and Data Memory 13
- 050396 13/173 14
- DS5000 Memory Map Control 16
- 050396 16/173 17
- 050396 17/173 18
- DS5001/DS5002 Memory Mapped 20
- Peripherals 20
- 050396 23/173 24
- 050396 25/173 26
- Special Function Registers 28
- PA3 PA2 PA1 PA0 RA32/8 ECE2 29
- POWER CONTROL REGISTER 31
- 050396 31/173 32
- TIMER CONTROL REGISTER 33
- TIMER MODE REGISTER 34
- SERIAL CONTROL REGISTER 35
- INTERRUPT ENABLE REGISTER 36
- INTERRUPT PRIORITY REGISTER 37
- DS5001 CRC REGISTER 38
- DS5001 MCON REGISTER 40
- 050396 40/173 41
- PROGRAM STATUS WORD REGISTER 42
- 050396 44/173 45
- INSTRUCTION SET 46
- Introduction 46
- Addressing Modes 46
- 050396 46/173 47
- Program Status Flags 48
- 050396 48/173 49
- DATA RETENTION 56
- BATTERY BACKED CIRCUITS 56
- BATTERY ATTACH PROCEDURE 57
- BATTERY LIFETIME 57
- 050396 57/173 58
- LITHIUM BATTERY USAGE 59
- FRESHNESS SEAL 59
- SECTION 7: POWER MANAGEMENT 60
- Idle Mode 60
- Stop Mode 61
- Voltage Monitoring Circuitry 62
- Power Fail Interrupt 63
- Total Power Failure 63
- Partial Power Failures 63
- SECTION 8: SOFTWARE CONTROL 65
- Timed Access 65
- TIMED ACCESS Figure 8–1 65
- 050396 65/173 66
- WATCHDOG TIMER Figure 8–2 68
- WATCHDOG TIMER CONTROL BITS 69
- CRC MEMORY VERIFICATION 69
- 050396 69/173 70
- CRC CODE EXAMPLE Figure 8–3 71
- SECTION 9: FIRMWARE SECURITY 72
- SECURITY OVERVIEW 72
- SECURITY LOCK 73
- RAM Memory 73
- Encrypted Memory 73
- 050396 74/173 75
- Encryption Algorithm 76
- Encryption Key 76
- Dummy Bus Access 77
- On–chip Vector RAM 78
- Self–Destruct Input 78
- Microprobe/Die Top Coating 78
- Random Number Generator 78
- Security Summary by Part 79
- 050396 79/173 80
- Change Code 81
- External Circuits 81
- Tamper Protection 81
- SECTION 10: RESET CONDITIONS 82
- Reset Sources 82
- 050396 82/173 83
- Power On Reset 84
- Power On Reset 85
- External Reset 85
- Watchdog Timer Reset 85
- Memory Map 86
- Interrupts 87
- Protection 88
- SECTION 11: INTERRUPTS 89
- INTERRUPT SOURCES 89
- External Interrupts 90
- Timer Interrupts 90
- Serial Port Interrupts 90
- Power–fail Warning Interrupt 90
- Simulated Interrupts 91
- INTERRUPT PRIORITIES 93
- INTERRUPT ACKNOWLEDGE 94
- 050396 94/173 95
- SECTION 12: PARALLEL I/O 96
- OVERVIEW 96
- PORT 1 FUNCTIONAL CIRCUITRY 97
- PORT 2 FUNCTIONAL CIRCUITRY 97
- PORT 3 FUNCTIONAL CIRCUITRY 98
- OUTPUT FUNCTIONS 98
- INPUT FUNCTION 99
- REPROGRAMMABLE PERIPHERAL 100
- CONTROLLER (RPC) 100
- RPC INTERRUPTS 101
- Bit Description: 102
- RPC PROTOCOL 103
- DMA OPERATION 103
- FUNCTIONAL DESCRIPTION 105
- Bit Description 105
- USER’S GUIDE 106
- 050396 105/173 106
- SECTION 14: SERIAL I/O 110
- FUNCTION DESCRIPTION 110
- SCON.2: RB8 112
- SCON.1: TI 112
- SCON.0: RI 112
- BAUD RATE GENERATION 112
- 050396 112/173 113
- 050396 113/173 114
- TRANSMIT TIMING: 115
- RECEIVE TIMING: 115
- ASYNCHRONOUS OPERATION 116
- Mode 2 and 3 117
- APPLICATION: SERIAL PORT 120
- INITIALIZATION 120
- SERIAL I/O OPERATING MODES 120
- 050396 120/173 121
- 050396 121/173 122
- 050396 122/173 123
- SECTION 15: CPU TIMING 124
- OSCILLATOR 124
- INSTRUCTION TIMING 125
- EXPANDED DATA MEMORY TIMING 129
- SECTION 16: PROGRAM LOADING 130
- INTRODUCTION 130
- INVOKING THE BOOTSTRAP LOADER 130
- DS5000 Series 131
- DS5001/DS5002 Series 131
- EXITING THE LOADER 131
- SERIAL PROGRAM LOAD MODE 133
- AUTO–BAUD RATE DETECTION 134
- COMMAND LINE INTERFACE 135
- COMMAND LINE SYNTAX 135
- COMMAND SUMMARIES 136
- 050396 136/173 137
- Xon/Xoff 138
- DS5002FP COMMANDS 138
- 050396 138/173 139
- INTEL HEX FILE FORMAT 140
- PARALLEL PROGRAM LOAD MODE 142
- PARALLEL PROGRAMMING CONCERNS 143
- RPC PROGRAM MODE OPERATION 143
- SECTION 17: REAL–TIME CLOCK 144
- DS1215 PHANTOM TIME CHIP 144
- 050396 144/173 145
- 050396 146/173 147
- REGISTERS 148
- SPECIAL BITS 148
- 050396 149/173 150
- MEMORY MAP 151
- TIME–OF–DAY ALARM 152
- 050396 152/173 153
- DS1283 RTC INTERRUPTS 154
- (DS1215 EXAMPLE) 155
- 050396 155/173 156
- 050396 156/173 157
- 050396 157/173 158
- (DS1283 EXAMPLE) 159
- 050396 159/173 160
- 050396 160/173 161
- 050396 161/173 162
- 050396 162/173 163
- SECTION 18: TROUBLESHOOTING 164
- UNEXPLAINED DEVICE RESETS 164
- WRONG TIME 164
- 050396 164/173 165
- 050396 165/173 166
- 050396 166/173 167
- 050396 167/173 168
- 050396 168/173 169
- 050396 169/173 170
- 050396 170/173 171
- 050396 171/173 172
- 050396 172/173 173
- OGRAM BRANCHING 174
Produits connexes et manuels pour Mise en réseau Mitsubishi DS5000TK
Mise en réseau Mitsubishi MIM-G01 Spécifications
(136 pages)
(136 pages)
Mise en réseau Mitsubishi FX2N Manuel
(176 pages)
(176 pages)
© 2020, manymanuals.fr. Tous droits réservés | 0.056 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commentaires sur ces manuels